Compiling VHDL files via SpeedWave 7.20

February 04, 1997

This document outlines the procedure to compile a VHDL (.VHD) source file using SpeedWave 7.20 for Windows on USB CAD-LAB PCs running under Windows NT 4.0. SpeedWave is Workview Office's VHDL simulator.

Setting the Project

In the CAD LAB's computers, all your files will be stored in the J:\ drive. Once your .VHD source file is stored in the J:\ drive, you must set the directory as a Workview Office project.

Note: in this document, italic text implies Windows menu options

1. Launch Workview Project Manager (Start...Programs...Workview Office...Project Manager)
2. Use the Browse button to open the J:\ directory
3. Choose the File...Save As command to save the project as "any name you wish".vpj
   Note: this identifies the J:\ directory as the active Workview Office project and then saves the settings in the Project Manager. After saving the project you may close the Project Manager. You must set the project before you can open SpeedWave. If you are already running SpeedWave you must exit SpeedWave and close the "NSD" box on the Windows Taskbar. Then restart SpeedWave after setting the project before you can proceed
4. Launch SpeedWave (Start...Programs...Workview Office...Speed Wave). Ignore the Simulator's warning that pops on the screen as you launch SpeedWave. Press the OK button

Configuring a Project

In order to use SpeedWave you must configure a directory to work with it.

1. Create a Project Design Library
   At the Simulator's window, launch VHDL Manager (select the Tools...VHDL Manager command). Select the File...Create Library command. You can use any legal name for both the Project Design Library and the Symbolic Name. The default Project Design Library name is user.lib. It is wise to use the same name for both the Project Design Library and the Symbolic Name. This creates a new directory called user.lib in the J:\ directory. It also adds this directory as a library to the Libraries list in the VHDL Manager
   Use the Browse button to open the J:\ directory
   Click OK. This inserts J:\USER.LIB In the Library Pathname field
   In the Symbolic Name field, enter USER
   Click OK
   Click on Cancel to close the Create Library dialog box
2. Add the VHDL simulation libraries to the search order
   • Click on the List Sys Libs button to display the available simulation libraries
   • Select the libraries your source code utilizes from the Libraries: *.lib list, i.e. IEEE.LIB, MATH.LIB, etc.
   • Click on the Add Lib button to move the library to the Project Libraries List
3. Add the Project Design Library (your source code) to the library search order
   Click on the List User Libs button to display user.lib in the Libraries list.
   Select user.lib from the Libraries list
   Click on the Add Lib button to move the library to the Project Libraries list.
4. Set the library search order. The library search order determines what libraries SpeedWave uses during simulation. The Project Design Library must be listed first in the Project Libraries List. To move the Project Design Library to the beginning of the library search order:
   Select the user.lib library from the Project Libraries list
   Click on the Set Working button
5. You MUST save all the library search order information into a vsslib.ini file
   Choose the File...Save VSSLIB.INI command. The vsslib.ini file must be stored in the same directory that contains your Project Design. The name and location of the current vsslib.ini file appears just below the menus on the VHDL Library Manager

Analyzing a VHDL Source File

If your project contains a single VHDL source file,

This invokes the Analyzer. The progress of the analysis is shown in the output display area of the Simulator's window. Any errors the compiler encounters in your source code will be flagged in this area.

To correct errors in your source code:

Loading the VHDL Model into SpeedWave

Once you have successfully analyzed your VHDL source code you can simulate the compiled VHDL model. Before you can simulate the model you must load it into SpeedWave via the VHDL Manager.

• At the Simulator's window, launch VHDL Manager (select the Tools...VHDL Manager command)
• Double-click the yellow folder of your Project Design Library icon in the Project Libraries list of the VHDL Manager
• This expands the Library icon to show the underlying entities within this VHDL model
• Select the Entity you wish to simulate
• Click on the Simulate Obj button

This loads the analyzed entity into SpeedWave. Loading the entity also opens the Navigator and opens the source code editor. After loading a model, the VHDL Manager will automatically close.

Using the Watchpoints Dialog Box to Monitor Signal Values

This function is useful for troubleshooting your program. You may single step your program during execution and monitor signals that you select during simulation.

• Choose the Setup...Watchpoints command to open the Watchpoints dialog box
• You select the signals you wish to monitor via the Navigator. Select the Window...Schemles window. The Navigator shows entities on the left-hand pane and its signals and variables on the right-hand pane. Click on the plus/minus symbols to expand the displays into the individual entities, signals, and variables. Click on the signals you wish to monitor (they will change to highlighted text). If you want to monitor more than one signal, then depress the control key as you click on the signals. Notice that variables may be monitored directly on the right hand pane of the Navigator
• In Watchpoints dialog click on the Add button to add the selected signals to the watchlist
• Leave the Watchpoints dialog open in order to observe the changes in the signals` values

Creating a Waveform Stream

You create a waveform stream to establish communication with ViewTrace, the waveform viewer. ViewTrace allows you to graphically view the results of your simulation.

• Choose the Setup...Waveform Streams command to open the Setup Waveforms Streams dialog
• Click on the New Stream button to open the Setup New Waveform Stream dialog
• In the Directories area of the dialog box open the J:\ directory
• In the File Name area enter the any name you wish (*.vcd)
• Click the Save button and leave the Setup Waveform Streams dialog box open
• Select the signals you wish to monitor via the Navigator (this was explained in the last section)
• Return to the Setup Waveform Streams dialog box. Notice that all the selected signals appear in the Signal Name area of the dialog.
• Click on the Add Signal button to add all the signals to the *.vcd waveform stream.
• Click on the Apply button to establish a communication link with ViewTrace and open it with the selected signals displayed
• Click on the Close button on the Setup Waveforms dialog

There is a SpeedWave on-line tutorial at Start...Programs...Workview Office...Workview Office Getting Started...Tutorials and Training...Accessing the Tutorials...Speedwave/VHDL Tutorial.

• Top of this page
• Back to Home Page
• Bitmap Smoother ASIC source code This is not the final version.
• Read hex data, convert to binary, and reconvert to hex source code
• "Reading an input file via VHDL" tutorial
• VHDL links